ITM1010
Computer and Communication Technologies

Lecture #6
Part I: Introduction to Computer Technologies
Sequential Logic Circuits
Basic components in logic circuits

- Combinational circuits
  - AND gate
  - OR gate
  - Not gate
  - etc

- Sequential circuits
  - Latches
  - D-type Flip-flops
  - JK Flip-flops
  - etc
Latch Operation

(a) LOGIC DIAGRAM

(b) WAVEFORMS
Flip-Flop Circuits

Most digital systems utilize intricate, extremely stable timing circuits to synchronize operation. For example, if an operator presses a key on the keyboard of a computer, this input to the computer is asynchronous because it is not timed with the system’s clock. Therefore, a method must be used to bring this asynchronous input into the system synchronously. This synchronization circuitry often employs flip-flops.
Flip-Flop vs. Latch

- Bistable devices: SET or CLEAR
- Have a clock input.
- Edge-triggered. Flip-flops are triggered to change states only on the active transition of a clock pulse from low to high or high to low.

- Bistable devices: SET or CLEAR
- No clock input.
- Latches change output state as soon as the corresponding input changes.
Flip-Flop Circuits

The output of a flip-flop can respond to the data inputs only on an active transition (edge) of the input clock pulse. If the flip-flop is clocked on the low-to-high clock transition, it is positive-edge triggered. This is usually referred to as the Positive-Going Transition (PGT) of the clock pulse.
Flip-Flop Circuits

If the flip-flop is clocked on the high-to-low clock transition, the circuit is negative-edge triggered. This is normally called the Negative-Going Transition (NGT) of the clock pulse.

(b) NGT
Positive-edge-triggered D-Type Flip-Flop

(a) Logic Diagram

(b) State Table

(c) Logic Symbol
EDGE Detectors

● Positive-Edge Detector
EDGE Detectors

- Negative-Edge Detector

![Diagram of Negative-Edge Detector]
D-Type Flip-flop variants

- Negative-Edge Triggered

- With Asynchronous Controls

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRE</td>
<td>CLR</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

*INVALID
The flip-flop changes states on every active clock transition.

From the waveform, one can observe that when a toggle flip-flop is continuously driven by a clock signal of frequency \( f_{in} \), the output (\( Q \)) produces a repetitive waveform of frequency \( f_{out} = f_{in}/2 \).
J-K Flip-flop

INPUTS

<table>
<thead>
<tr>
<th>PRE</th>
<th>CLR</th>
<th>CLK</th>
<th>J</th>
<th>K</th>
<th>Q</th>
<th>Q̅</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1*</td>
<td>1*</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

NC: no change
Common sequential circuits

- Counters
  - A digital counter is a circuit used to generate binary numbers in a specific count sequence. That sequence is mainly governed by input clock pulses, and it is repetitive as long as these clock pulses are applied. Counters serve two main functions in digital systems – counting (for example, program counter) and frequency division.
  - ASYNCHRONOUS
  - SYNCHRONOUS
Asynchronous Counter (Ripple Counter)

- The basic building block is a toggle flip-flop.

\[
\begin{array}{c|c|c|c}
\text{CLOCK} & Q_c & Q_B & Q_A \\
\hline
\overline{\text{CLR}} & 0 & 0 & 0 \\
t_1 & 0 & 0 & 1 \\
t_2 & 0 & 1 & 0 \\
t_3 & 0 & 1 & 1 \\
t_4 & 1 & 0 & 0 \\
t_5 & 1 & 0 & 1 \\
t_6 & 1 & 1 & 0 \\
t_7 & 1 & 1 & 1 \\
\end{array}
\]
Delay problem

- Since each flip-flop receives its clock pulse from another flip-flop, there will be delay through these flip-flops. This delay is the longest for the MSB flip-flop.

- In the 3-stage counter, if each flip-flop has a propagation delay of 10 $\text{ns}$ ($1\text{ns}=10^{-9}\text{ s}$), then the maximum clock frequency $f_{\text{max}}$ that can be used is:

$$f_{\text{max}} = 1/(3 \times 10 \text{ns}) = 33.3\text{MHz}$$
Alternative Mod-8 Up-Counter